A graphene nanoribbon (GNR) is an important basic structure to open a bandgap in graphene. The GNR processes reported in the literature are complex, time-consuming, and expensive; moreover, the device yield is relatively low. In this paper, a simple new process to fabricate a long and straight graphene nanoribbon with a high yield has been proposed. This process utilizes CVD graphene substrate and a ZnO nanowire as the hardmask for patterning. 8 µm long and 50-100 nm wide GNRs were successfully demonstrated in high density without any trimming, and ∼10% device yield was realized with a top-down patterning process. After passivating the surfaces of the GNRs using a low temperature atomic layer deposition (ALD) of Al 2 O 3 , high performance GNR MOSFETs with symmetric drain-current-gate-voltage (I d -V g ) curves were demonstrated and a field effect mobility up to ∼1200 cm 2 V −1 s −1 was achieved at V d = 10 mV.
Introduction
Graphene has attracted much attention due to its excellent physical and electrical properties such as high intrinsic carrier mobility, good noise immunity, high thermal conductivity, and mechanical strength [1] [2] [3] [4] [5] [6] . However, graphene has certain disadvantages in electronic device applications such as zero energy bandgap, poor adhesion with contact materials, and uncertain conductance at zero bias [7] . In particular, zero 6 Author to whom any correspondence should be addressed.
bandgap is a serious problem in switching operations because the best on-off ratio achievable by modulating the carrier concentration is only around 5-10 [8] .
Thus, various methods to open the bandgap in graphene have been studied theoretically and experimentally, including quantum confinement of the electron wavefunction in the transverse direction, edge state control, surface doping, forced physical deformation, and electric field-induced spacing control of bilayer graphene [7, [9] [10] [11] [12] . The most common approach is to make a thin strip of graphene, a graphene nanoribbon (GNR), because the bandgap of the GNR is inversely proportional to its width, even though the effective width can be affected by edge states [10] . Several processes to fabricate the GNR have been reported in the literature, including mechanical exfoliation [13] , e-beam lithography [14] , carbon nanotube (CNT) unzipping [15] , chemical derivation [16] , scanning tunneling microscope (STM) lithography [17] , and a Si nanowire hardmask etch [18, 19] . These methods have their own merits and demerits. For example, e-beam lithography can accurately pattern very thin nanoribbons, but fabrication of many devices at a time is costly. Additionally, excessive electron illumination during the e-beam patterning may damage the graphene, resulting in a significantly shifted Dirac point [20] . On the other hand, it is difficult to obtain a GNR with a uniform width in a mechanical exfoliation method, and further processing requires delicate and expensive e-beam processing because of the random locations and low density of the exfoliated graphene strips. CNT unzipping and subsequent trimming to reduce the width of the GNR is an effective method of making very narrow GNRs, but the yield of the unzipping process is low and it is not easy to obtain long and straight GNRs [21] . The hardmask methods reported to date provide only short strips (<2 µm) even though the width can be controlled by the trimming process [22] . The sonication step to remove the hardmask can cause the GNRs to peel off and significantly degrade the device yield. Some hardmask materials such as Si nanowires have been used as a dielectric/electrode to avoid this problem, but they degrade the graphene transport characteristics because of defects at the interface [18, 19, 23] .
This paper proposes a simple, low cost fabrication process using ZnO nanowires (ZNWs) as the hardmask to pattern CVD graphene. About 10% device yield was obtained even with a simple top-down patterning process because of the long (>8 µm) and straight GNRs patterned using ZnO nanowires. Also, the mobility of the GNR metal oxide semiconductor field effect transistor (MOSFET) was more than 1200 cm 2 
Experimental details
Details of the process sequence are described in figure 1 . In this process, a large monolayer area of graphene is grown on a metal substrate using thermal chemical vapor deposition (CVD) as the starting material. Details of the graphene process are described in [24] . The graphene grown on the metal foil is transferred to a SiO 2 (100 nm)/Si substrate using the well known polymethyl-methacrylate (PMMA) template transfer process [25] . The ZNWs used in this experiment were fabricated by an in-house process. A 1:1 mixture of ZnO and graphite powder was sprayed on a 1 nm thick Au catalyst layer deposited on a c-plane sapphire substrate and annealed in a furnace at 950
• C for 30 min in an O 2 /Ar (2 sccm:100 sccm) mixture with a 10 −3 Torr base pressure. The ramp rate for the furnace anneal was 40
• C min −1 ; the cooling was carried out in Ar ambient. The ZNW growth process was optimized to control the distribution of their lengths and widths [26] .
The ZNWs grown on the sapphire substrate were harvested using sonication in an isopropyl alcohol (IPA) solution. The ZNWs dispersed in the IPA were sprayed on the graphene substrate by a conventional spin coater at 1200 rpm and dried with N 2 gas at room temperature. Figure 2 (a) shows the scanning electron microscope (SEM) images of ZNWs sprayed on the graphene. Their lengths were measured using SEM. Some ZNWs longer than 8 µm are shown in figure 2(a) . Even though the lengths varied, many ZNWs were long and straight enough to form a continuous GNR channel between the source and drain separated by 3 µm gap with a sufficient yield. A high magnification SEM photograph of a ZNW shows that its sidewall is smooth enough to work as a hardmask to form a straight GNR (see figure 2(c) ). Before patterning the graphene using the ZNW hardmask, metal source/drain pads were formed to increase the contact area and prevent the graphene from peeling off. 100 nm of an electrode metal (Au) was deposited by e-beam evaporation. The source and drain were then patterned by photolithography followed by a gold wet etch at room temperature for 10 s. The photoresist used for the patterning process was removed by an acetone clean. During the metal deposition and wet etch step, the graphene channel region was protected by the ZNW hardmask. 100 µm×100 µm metal pads on the graphene layer not only improved the contact resistance, but also successfully worked as anchors to hold the ZNWs during the subsequent processes.
After the metal source/drain patterning, the graphene nanoribbons were patterned using a reactive ion etch (RIE) in oxygen ambient. The RIE was performed for 10-15 s at 40 W, 20 mTorr, and room temperature. Then, the remaining ZNWs were removed with a wet etch for less than 10 s in an 8:2 deionized H 2 O:HCl solution. The pattern of GNRs shown in figure 2(b) matches well with the pattern of ZNWs in figure 2(a) , indicating the high yield of the ZNW hardmask process. The widths of the GNRs were determined by the diameters of the ZNWs, but they could be further trimmed by increasing the oxygen plasma power or the etch time. Since an excessive dry etch can degrade the device yield, further optimization is necessary to trim the widths of the GNRs. The SEM and atomic force microscope (AFM) images of two representative GNRs 50 and 100 nm wide are shown in figures 2(d)-(g). The widths of 30 ZNRs spread over a 50 µm × 50 µm region were measured using AFM; the distribution is shown in figure 2(h) . The GNRs widths were evenly distributed in a range between 50 and 120 nm. The density of GNRs can be further increased by repeating the ZNW spray steps or controlling the spin speed.
Finally, the graphene channel region exposed to ambient was passivated using a low temperature high-k dielectric, Al 2 O 3 .
The 30 nm Al 2 O 3 was deposited using an atomic layer deposition (ALD) process. The precursor was trimethylaluminum (TMA), and the process temperature was 130
• C. No specific pretreatment was used to initiate the ALD process to minimize damage to the graphene surface. Since the process temperature was low enough, the source/drain region could be protected using a photoresist pattern. The photoresist patterns were removed by an AZ400T photoresist stripper after the ALD step. The final structure, the GNR channel field effect transistor (FET), consisting of a highly doped Si substrate as a back gate, a 100 nm SiO 2 gate dielectric, and a 100 nm Au source/drain metal electrode, is shown in figure 1(f) .
Results and discussion
During device fabrication, the graphene channel was inevitably exposed to several wet chemical processes such as ZNW removal and ALD. 514 nm Raman spectroscopy (Renishaw, InVia, wavelength = 514 nm, power = 20 W) was used to monitor the status of the graphene. The initial graphene layer shown in figure 3 (b) has a negligible D peak and high 2D/G ratio, which is the signature of high quality monolayer graphene. Chemical residues on the graphene can increase the D peak and create satellite peaks. After GNR patterning, a large D peak with minimal satellite peaks was observed. Since no significant D peak was observed for large area graphene after the same photoresist deposition and removal, it appears to be due to the edge states exposed at the sidewall of the nanoribbon [27] .
Out of the four hundred GNR MOSFETs in the device pattern, about 10% showed typical current-voltage (I -V ) curves of graphene MOSFETs. Most of the failures were due to missing ZNWs between the source and drain pad (3 µm × 20 µm region) due to ZNW non-uniformity. Other sources such as intrinsic failures from defects such as cracks and pin holes in the graphene and extrinsic failures from over etch and undercut during the graphene etch were responsible for the yield loss. However, a 10% yield is good enough for a statistical study, especially considering that only simple processes available in a typical university laboratory were used.
Drain-current-gate-voltage (I d -V g ) curves of GNR MOSFETs were measured with a gate bias sweeping from 0 to −30 V and 0 to +30 V at a drain bias of V d = 10 mV, 100 mV, and 500 mV, respectively. Most of the GNR MOSFETs reported in the literature have shown asymmetric I d -V g curves, which have been attributed to hole doping due to water-related molecules adsorbed at the surface of the graphene channel exposed to the ambient [28] . Many approaches such as an extended anneal in a vacuum ambient, a dry O 2 anneal of SiO 2 , and alternative substrates such as hexamethyldisilazane (HMDS) and boron nitride (BN) have been proposed to alleviate this problem [28] [29] [30] [31] [32] . In this work, the hole doping problem could be eliminated by using an Al 2 O 3 passivation layer on the graphene channel and nearly all the devices showed symmetric I d -V g curves with Dirac points near 0 V as shown in figure 4 . Even though the physical mechanism for this improvement has not yet been fully investigated, the first conjecture is the self-cleaning effect of the Al 2 O 3 ALD process, which may have absorbed the water-related molecules from the graphene surface [33] . Al 2 O 3 passivation has many advantages over other processes such as alternative substrates and a vacuum anneal. It can be used with SiO 2 substrates, the most common substrate material, and it can be used as a gate dielectric itself. Further adsorption of water-related molecules can also be prevented by passivation of the Al 2 O 3 passivation dielectric [34] . Since a very low temperature ALD was used, the process had few negative impacts at defect sites (e.g., local oxidation of the grapheme), and the device performance (e.g., mobility) did not appear to be degraded.
The I d -V g curve of the wider GNR MOSFET at a drain bias of 10 mV (dashed line) is free from noise, but the on/off ratio is poor. In previous works on graphene MOSFETs, the field effect mobility was extracted without considering the reduction in current from contact resistance or the hysteresis of the I d -V g curves. Even though this is not an exact way to extract the mobility, the same method was used in this work, and 1200 cm 2 V −1 s −1 was obtained. Since this value did not account for the effect of contact resistance, this mobility value is a very competitive number, especially considering the presence of the Al 2 O 3 passivation layer which may have degraded the device also. This result indicates that the quality of the CVD graphene used in this work was good and the damage due to the whole GNR process was minimal.
On the other hand, the I d -V g curves of narrower GNR MOSFETs with different drain biases of 10, 100 and 500 mV showed very noisy characteristics while the on/off ratio was improved to 51 at 10 mV. For narrower GNRs, the I d -V g curves become noisy due to hopping through localized states and single resonance, and the mobility decreases to very low value [35, 36] . Even though the mobility reduction is related to edge states and scattering, part of the mobility reduction might be due to the bandgap opening at ∼50 nm GNRs [8] .
The on-off ratio of the GNR MOSFET with a GNR around 50-150 nm wide changed from 13 to 51 as V d decreased from 0.5 V to 10 mV. The high on/off ratio for the thin GNR might be indirect evidence of the presence of a bandgap because the highest achievable on/off ratio without a bandgap is only around ten [8] . More direct evidence is shown in figure 5 . When the GNR has a bandgap, the I d -V d characteristics of the graphene should show non-linear characteristics in a low drain bias region because the current flow is blocked by the bandgap [35] [36] [37] [38] . In our devices, nonlinear I d -V d characteristics showing a low conduction region were clearly observed in a low V d region around the Dirac point ±0.3 V, especially for narrow GNR MOSFETs, as shown in figure 4.
Conclusions
In conclusion, a simple new fabrication process to form long and straight GNRs has been demonstrated using a ZNW hardmask. The long and straight shape enabled the fabrication of high yield GNR MOSFETs even with simple UV contact lithography. High performance GNR MOSFETs were demonstrated with evidence showing the presence of bandgaps in 50 nm wide GNRs.
